International Journal of Latest Engineering and Management Research (IJLEMR)
ISSN: 2455-4847
www.ijlemr.com || REETA-2K16 ǁ PP. 672-679

INTELLIGENT ISLANDING MICROGRIDS WITH UPQC

Mr.PR Rajeev[1], Mr. G. Krishna Deekshit[2]
[1]*(PG Student, SVPCET, Puttur, India)*
[2]*(Assistant Professor, SVPCET, Puttur, India)*

ABSTRACT: Another proposition for the situation, reconciliation, and control of brought together power quality conditioner (UPQC) in circulated era (DG)- based matrix associated/self-governing micro grid/micro generation (μG) framework has been displayed here. The DG converters (with capacity) and the shunt part of the UPQC Active Power Filter (APFsh) is put at the Point of Common Coupling (PCC). The arrangement part of the UPQC (APFse) is associated before the PCC and in arrangement with the lattice. The dc connection can likewise be coordinated with the capacity framework. A canny islanding identification and reconnection method (IR) are presented in the UPQC as an optional control. Subsequently, it is termed as UPQCμG−IR. The benefits of the proposed UPQCμG−IR over the typical UPQC are to remunerate voltage intrusion notwithstanding voltage droop/swell, symphonious, and receptive force pay in the interconnected mode. Amid the interconnected and islanded mode, DG converter with capacity will supply the dynamic power just and the shunt part of the UPQC will remunerate the receptive and symphonious force of the heap. It likewise offers the DG converter to stay associated amid the voltage unsettling influence including stage hop.
KEYWORDS: Disseminated era (DG), insightful islanding location (IsD), micro grid, power quality, savvy lattice, bound together power quality compensator (UPQC).

I. INTRODUCTION

Testing issues of a fruitful incorporation of brought together power quality conditioner (UPQC) in a disseminated era (DG)- based lattice associated micro generation (μG) framework are essentially: 1) control many-sided quality for dynamic force exchange; 2) capacity to remunerate nonactive force amid the islanded mode; and 3) trouble in the limit improvement separately [1]. For a consistent force exchange between the lattice associated operation and islanded mode, different operational changes are included, for example, exchanging between the current and voltage control mode, power against the islanding identification and reconnection postponements, thus on [2], [3]. Obviously, these further build the control many-sided quality of the μG frameworks. To extend the operational adaptability and to enhance the force quality in network associated μG frameworks, another position and combination strategy of UPQC have been proposed in [4], which is termed as UPQCμG. In the UPQCμG coordinated circulated framework, μG framework (with capacity) and shunt part of the UPQC are put at the Point of Common Coupling (PCC). The arrangement part of the UPQC is put before the PCC and in arrangement with the network. The dc connection is likewise associated with the capacity, if present. To keep up the operation in islanded mode and reconnec-tion through the UPQC, correspondence process between the UPQCμG and μG framework is specified in [4]. In this paper, the control system of the introduced UPQCμG in [4] is improved by executing a shrewd islanding and novel reconnection procedure with lessened number of switches that will guarantee consistent operation of the μG without intrusion. Thus, it is termed as UPQCμG−IR . The advantages offered by the proposed UPQCμG−IR over the routine UPQC are as per the following.

1) It can repay voltage intrusion/list/swell and nonactive current in the interconnected mode. Hence, the DG converter can in any case be associated with the framework amid these twisted conditions. In this manner, it improves the operational adaptability of the DG converters/μG framework, all things considered, which is further explained in later area.
2) Shunt part of the UPQC Active Power Filter (APFsh) can keep up association amid the islanded mode furthermore repays the nonactive Reactive and Harmonic Power (QH) force of the heap.
3) Both in the interconnected and islanded modes, the μG provides only the active power to the load. Therefore, it can reduce the control complexity of the DG converters.
4) Islanding detection and reconnection technique are intro-duced in the proposed UPQC as a secondary control. A communication between the UPQC and μG is also provided in the secondary control. The DG converters may not require to have islanding detection and recon-nection features in their control system.
5) The system can even work in the presence of a phase jump/difference (within limit) between the grid and μG.
6) Thus, the $UPQC_{\mu G-IR}$ will have the total control of the islanding recognition and reconnection for a consistent operation of μG with a top notch power administration. Thi paper has been sorted out as takes

after. The working guideline of the proposed framework is depicted in Section II. Taking into account the working guideline, a portion of the outline issues and rating determination have been talked about in Section III. Area IV manages the islanding discovery and reconnection systems in subtle element. Area V demonstrates the constant execution study for the proposed control and reconciliation method that has been checked utilizing continuous test system as a part of equipment synchronization mode.

II. WORKING PRINCIPLE

The blend system of the proposed UPQCμG−IR to a grid related and DG facilitated μG structure is showed up in Fig. 1(a). S2 and S3 are the breaker switches that are used to island and reconnect the μG structure to the grid as facilitated by the assistant control of the UPQCμG−IR . The working rule in the midst of the interconnected and islanded mode for this game plan is showed up in Fig. 1(b) and (c). The operation of UPQCμG−IR can be divided into two modes.

A. Interconnected Mode

In this mode, as shown in Fig. 1(b), the following holds:

1) The DG source delivers only the fundamental active power to the grid, storage, and load;
2) The APF_{sh} compensates the reactive and harmonic (QH) power of the nonlinear load to keep the Total Harmonic Distortion at the PCC within the IEEE standard limit;
3) Voltage sag/swell/interruption can be compensated by the active power from the grid/storage through the $APF_{se,t}$. The DG converter does not sense any kind of voltage disturbance at the PCC and hence remains connected in any condition;
4) If the voltage interruption/black out occurs, UPQC sends a signal within a preset time to the DG converter to be islanded.

B. Islanded Mode

In this case, as shown in Fig. 1(c), the following holds:

1) The APF_{se} is disconnected during the grid failure and DG converter remains connected to maintain the voltage at PCC;
2) The APF_{sh} still compensates the nonactive power of the nonlinear load to provide or maintain undistorted current at PCC for other linear loads (if any);
3) Therefore, DG converter (with storage) delivers only the active power and hence does not need to be disconnected from the system;
4) The APF_{se} is reconnected once the grid power is available.

From Fig. 1(a)–(c), it is clear that the $UPQC_{\mu G-IR}$ requires two switches compared with four, as required for $UPQC_{\mu G}$ in [4]. A detail of the switching mechanism is discussed in the controller design section.

III. DESIGN ISSUES AND RATING SELECTION

The key recurrence representation of the framework is appeared in Fig. 1(d) and the voltage and current relations are determined in (1) and (2). As per the working guideline, the APFse can work amid voltage interference/list/swell up to a specific level before it is islanded. The APFsh dependably remunerates QH force of the heap. Subsequently, plan and rating choice for the APFse, APFsh, and arrangement transformer



Fig. 1. (a) Integration technique of the $UPQC_{\mu G-IR}$. Working principle in (b) interconnected mode,

(c) islanded mode, and (d) fundamental frequency representation.

together with the sizing of dc link capacitor are very important. These are discussed in the following section:

V_{pcc}- $^{-}\theta_{pcc}$ = V_s- $^{-}\theta_s$ + V_{sag}- $^{-}\theta_{sag}$ ------------------------------> (1)

I_{load}- $^{-}\theta_{load}$ = I_s- $^{-}\theta_s$ +I_{dg}- $^{-}\theta_{pcc}$ + I_{sh}- $^{-}\theta_{sh}$ ------------------------------> (2)

Under any condition assume that $V_{pcc} = V_{dg} = V_{load}$ and = 0°. The phasor diagrams of the proposed system in Different conditions are shown in Fig. 2.

A. Shunt Part of U P QC □G□I R (APF$_{sh}$)

It is shown in Fig. 2 that for any condition, APF_{sh} compen-sates the nonfundamental current of the load by injecting I_{sh} in quadrature to V_{pcc}. When voltage sag appears in the supply side, APF_{se} compensates the sag by injecting the required voltage to maintain the constant voltage and zero-phase at PCC. To complete the task, APF_{sh} draws additional current from the source, to supply power to the APF_{se}. The increased source current I_s⁻ still remains in phase to the V_{pcc}. But this changes the magnitude and phase angle of the compensating current, I_{sh}⁻ as an additional active component of current (x) is added to the shunt compensator current now.

B. DC Link Capacitor

According to the working principle, the APF_{se} should be able to work during a high-sag/swell condition and even in the case of interruption (depending on the interruption time) before it goes to the islanded mode. At this stage, the dc voltage link capacitor should be able: 1) to maintain the dc voltage with minimal ripple in the steady state; 2) to serve as an energy storage element to supply the nonactive power of the load as a compensation; and 3) to supply the active power difference between the load and source during the sag/swell or interruption period. For a specific system, it is better to consider the higher value of C_{dc} so that it can handle all of the above conditions. It also helps to get a better transient response and lower the steady-state ripples. According to the calculation in [12], for the proposed system, the required capacitor size will be

$$C_{dc} = \frac{2S_{load}\ .\ n.\ T}{4.c.V_{dc}^2} ------> (3)$$

where Sload is the aggregate VA rating of the heap, n is the quantity of cycles to play out the assignment, T is the era, and c is the rate of Vdc.It shows that the span of the capacitor can be balanced by the determination of cycles (n) for which the APFse will adjust. One of the reasons for the proposed integra-tion strategy of the UPQCμG−IR is to keep up smooth force supply amid hang/swell/intrusion and broaden the adaptability of the DG converters operation amid intercon-nected and islanded modes. For the supply progression, DG stockpiling framework has additionally been presented. Subsequently, a dc join association between the capacitor and the DG stockpiling has been proposed for the framework. It will decrease the extent of the capacitor and give power amid the list/intrude on condition. In this way, the source current will keep up the required burden current dynamic part and the additional current will be provided by the DG converters and storage. Thus, it will ultimately help to reduce the rating of the APF_{se} converter

IV. CONTROLLER DESIGN

The piece chart of the proposed UPQCμG−IR controller. It has the same key support as the UPQC controller aside from the extra islanding detec-tion and reconnection limits. A correspondence channel (signals exchange) between the proposed UPQCμG−IR and the μG is in addition required for the smooth operation. These signs time depend on upon the once-over/swell/intrude with/supply disappointment conditions. This undertaking is performed in Level 2 (partner control) of the distinctive leveled control [13]. Level 1 manages the significant control of the UPQC to play out their focal breaking points in the interconnected and the islanded mode [14]. The general joining system and control procedure are to redesign the force quality amidst interconnected and islanded modes. This fuses recognizing islanding and reconnection that guarantees the DG converter stays related and supply dynamic imperativeness to the stack. This reductions the control multifaceted nature of the converter and the force dissatisfaction probability in the islanded mode. The five fundamental portions of the proposed UPQCμG−IR controller are: 1) positive movement conspicuous evidence; 2) strategy part (APFse) control; 3) shunt part (APFsh) control; 4) smart islanding region (IsD); and 5) synchronization and reconnection (SynRec).As the IsD and SynRec elements are new in UPQC, in this way, these have been depicted in points of interest.



Fig. 2. Block diagram of the UPQC$_{\mu G-IR}$. (a) Controller. (b) Control algorithm.

A. Intelligent Islanding Detection

Considering the future patterns toward the savvy lattice and μG operation regarding the circulation framework, the capacity of: 1) keeping up association amid matrix shortcoming condition; 2) consequently identifying the islanded condition; and 3) reconnecting after the network deficiency are the most critical elements of the μG framework. All things considered, the arrangement of APFse in the proposed joining technique for the framework assumes an essential part by amplifying the operational adaptability of the DG converter in the μG framework. Notwithstanding the islanding identification, changing the control system from current to voltage control may bring about genuine voltage deviations and it gets to be extreme when the islanding



Fig. 3. Algorithm for IsD method in UPQC$_{\mu G-IR}$.

Detection is delayed in the case of hierarchical control [15]. Therefore, seamless voltage transfer control between the grid-connected and isolated controlled modes is very important [10]–[11]. Both indirect and direct current control techniques are proposed in [2] and [15] to mitigate the voltage transients in transition mode, but these then increase the control complexity of the μG converters. Because of power quality issues, it is represented that more than 95% of voltage hangs can be reimbursed by mixing a voltage of up to 60% of the apparent voltage, with a most amazing range of 30 cycles [15]. Thus, in light of the islanding revelation essential and hang/swell/frustrate com-pensation, islanding is recognized and a sign SμG−I , as showed up), is in like manner made in the proposed UPQCμG−IR to trade it to the DG converters. As the APFse expect the risk for reimbursing voltage hang/swell/unbalance aggravations (dependent upon the controller), IsD figuring in the proposed UPQCμG−IR can be fundamental yet exceptionally versatile. On the other hand, it will diminish the versatile nature of islanding area strategy or even can be removed from all the DG converters in a μG system.

Demonstrates a straightforward calculation (with case) that has been used to recognize the islanding condition to work the UPQC in islanded mode. The voltage at PCC is taken as the reference and it is reliably in stage with the source and the DG converters, the refinement between the Vpcc-ref (pu) and Vs (pu) is Verror. This mistake is then contrasted and the preset qualities (0.1–0.9) and a holding up period (client characterized n cycles) is utilized to decide the droop/intrude/islanding condition. In this illustration: 1) if Verror is not exactly or equivalent to 0.6, then 60% list will be made up for up to 50 cycles; 2) if Verror is in the middle of 0.6 and 0.9, then pay will be for 30 cycles; and 3) generally (if Verror ≥ 0.9) it will be interfere with/dark out for islanding after 1 cycle. This sign time technique is clear and can be balanced for at whatever time length and Verror condition. From this time forward, the learning can be capable by demonstrating the operational flexibility of time and control of summary/intrude with remuneration before islanding. As the dependable voltage exchange from cross area con-nected to separated mode is one of the key errands experiencing critical change period, the exchange is done at the zero-union position of the APFse. Thusly, no voltage change or sudden conditions happen.

It is to be seen that, this is the principle experienced the calculation and islanding structures are presented in the control part of the UPQC, which are adroit and flexible in operation. Accord-ing to Fig. 1, the right control and operation of the switches are fundamental for insightful islanding and solid reconnection. In light of current circumstances, this paper familiarizes a topology that discussions with a stage forward separated and the utilization of shrewd association masters (ICA) as appeared in [15], an extra module named ICA is associated with a current μG with various current sources. The ICA module goes about as voltage source to modify the voltage and rehash in islanding mode and can promise consistent association/withdrawal of the μG from the standard framework. The UPQCμG−IR appeared in this paper is set up to play out these enduring moves, and moreover enhance the force quality with some operational adaptability. Furthermore, the UPQC having an arrangement section (APFse) can have the impact of voltage wellspring of the μG, and effortlessly PCC voltage acumen based debilitating to islanding estimation can be executed, as appeared in Fig. 2. Notice that utilizing standard apparatus, e.g., in framework related PV structures, the nondetection zone (NDZ) increments with the measure of PV inverters, since they are not set up to see the outside cross segment or other PV inverters yield voltage, thusly may stay related for a hazardously long time. With the proposed UPQC control structure, we can consolidate it in a current PV plant, and this unit will be the rise fit for the voltage support and islanding region, along these lines being more successful and diminishing

B. Synchronization and Reconnection

Once the network framework is reestablished, the μG might be recon-nected to the essential lattice and return to its predisturbance condition. A smooth reconnection can be refined when the qualification between the voltage size, stage, and repeat of the two transports are minimized or almost zero. The predictable reconnection in like manner depends on upon the exactness and execution of the synchronization procedures [13]–[15]. In case of UPQCμG −IR , reconnection is performed by the APFse. In like manner, as a result of the control of hang/swell by the APFse, this UPQCμG−IR has the advantage of reconnection regardless of the possibility that there ought to emerge an event of stage jump/contrast (up to a particular purpose of imprisonment) between the voltage of the utility and at the PCC. This plainly assembles the operational flexibility of the μG system with high-control quality. The stage qualification limit depends on upon the rating of the APFse and the level of Vsag-max required for compensation. This limit can be calculated using (1) and Fig. 2. It is also discussed in [12]. Assuming that the possible $V_{\text{sag-max}} = V_s = V_{\text{pcc}}$,

The relation for the phase difference and magnitude between V_s , V_{pcc}, and V_{sag} are also shown in Fig. 6(a). It also shows the zero-crossing point of the $V_{\text{sag-ref}}$ depending upon the phase. This zero-crossing detection also indicates the point at which the instantaneous voltage difference between the utility and the PCC becomes zero. Detection of this zero-crossing point and activation of the switches S2 and S3, as shown in Fig. 1, at the same time are the key control of this reconnection method for a seamless transfer from the off-grid to the on-grid condition as well as changing the controller of the DG inverter from voltage to current control mode.The reconnection method is shown in Fig. 4(b). Condi-tions for reconnection are set as:

1) Assuming the phase difference between the utility grid and DG unit should be
2) Instantaneous value of the two bus voltages becomes equal
3) These should occur at the zero-crossing condition. Once the utility supply is available after a blackout, a synchronization pulse (generated in reconnection process) is enabled to start synchronization. A simple logic sequence is then created, based on the condition shown in Fig. 6(b), to generate the active pulse for S2 and S3 to

return the system in the interconnected mode. At the same time $S_{\mu G-R}$, as shown in Fig. 4(b) is also transferred to the μG system for reconnection.

The other advantage is that, IsD and SynRec methods have been carried out as a secondary control in Level 2, i.e., these can also be added in conventional UPQC system as an additional block to convert it to $UPQC_{\mu G-IR}$. It is to be noted that the proposed $UPQC_{\mu G-IR}$ will be helpful to meet the required advanced grid integration features as mentioned in [14].

V. REAL-TIME PERFORMANCE STUDY

With the advancement of technology, real-time performance of any system can be observed using a real-time simulator. Instead of developing the complete actual system at full capac-ity, either the controller/system can be modeled in software or can be built in hardware or can be a combination of both. In real-time simulation, the accuracy of the computations depends upon the precise dynamic representation of the system and the processing time to produce the results [11].

A 3-stage, 3-wire dynamic circulation system (230 VL −N) with the proposed UPQCμG−IR and μG, as appeared in Fig. 1, has been produced in the MATLAB utilizing RT-LAB (constant reproduction) apparatuses to watch the execution in the ongoing environment. The framework is then tried in programming in-circle (SIL), i.e., both the controller and plant are reproduced and controlled with the assistance of continuous correspondence through outer AD/DA cards with fitting time delay, which is termed as the equipment synchronization mode. Fig. 7 demonstrates the continuous reenactment structure in a SIL arrangement used to build up the ongoing environment by OPAL-RT. The framework details are as per the following, UPQCμG −IR (ability: 100% hang and 100-Amax symphonious current remuneration) and the μG (Load: 200 Amax with consonant 100 Amax and DG: 0.5–1.5 times of burden basics). Because of the equipment constraints, exchanging execution amid islanding and reconnection procedure is acquired in disconnected mode. Points of interest of the execution with the reenactment results are given underneath. Disconnected reproductions have been performed in MATLAB for up to 2 s to watch the complete execution of the framework. Table I demonstrates the course of events for the separate working

A. Islanding Detection

As per the IsD technique, the APFse repays the droop for up to 0.6 s (30 cycles) and after that the framework goes into islanded mode. An utility detachment is connected at 1.11 s soon after finishing the 30 cycle tally and after that identifying the zero-intersection of Vsag −ref where S2 and S3 are opened. At separation, the μG works in islanded mode. At this stage, if the accessible DG force is lower than the heap request, the required force is supplied by the capacity. On the off chance that the DG force is higher than the heap, then the extra power goes to the capacity. The APFsh still plays out the pay of nonactive force. In this manner, DG converter does not should be disengaged or change the control procedure (supply just the key dynamic force) to supply energy to the heap. Fig. 3 demonstrates the execution of the proposed UPQCμG−IR amid 1.0–1.2 s, where the islanding is distinguished only instantly after 1.1 s at zero-intersection location. The islanding mode is seen somewhere around 1.11 and 1.405 s. Amid this period the APFse is separated , where V_{sag} = 0, and I_s becomes zero,). The APF_{sh} continues to operate, and the load fundamental is met by the DG and storage.

B. Reconnection (SynRec)

The signs for reconnection process. To check the execution for one of the most noticeably awful conditions, the utility framework (Vs) is controlled on at 1.40 s with a 40° out of stage from the PCC. Promptly, the reconnection calculation is initiated and it begins creating dynamic heartbeats when the stage and adequacy contrasts are inside as far as possible. Zero-intersection recognition is additionally appeared. UPQCμG−IR sends a reconnection sign to the DG unit. In view of the rationale given in Fig. 6, the real switch S3 and S2 are enacted at 1.405 and 1.415 s, individually. demonstrates that the APFse is promptly reactivated and begins operation when Vs is accessible and S3 is associated at 1.405 s, as appeared by the circle in Vsag waveform in The force exchange begins when the S2 is shut down at 1.415 It is normal that, as per the smooth reclosing condition, no power stream will happen at the motivation behind reclosing. The changing is completed effectively inside the constraining condition as appeared in Fig. 4(b). The circle at 1.415 s for Idg and Is in Fig. 4(b) demonstrates the smooth move from islanded to interconnected mode. The DG inverter additionally changes its control from voltage to current control mode, however just exchanges dynamic principal current. The execution of APFsh is additionally continuous amid the move time frame.

VI. SIMULATION RESULTS

1. WITH OUT UPQC



2. WITH UPQC



Fig. 4. Performance (a) Switching (S2 and S3 are open).



Fig. 4. Performance (b) APFse.



Fig. 4. Performance (c) APFsh during islanded mode

.

VI. CONCLUSION

This paper portrays an effective control and coordination method of the proposed UPQCμG−IR in the framework associated μG condition. The continuous execution with disconnected sim-ulation has been acquired utilizing MATLAB and RT-LAB as a part of constant test system by OPAL-RT. The outcomes demonstrate that the UPQCμG −IR can repay the voltage and current distur-bance at the PCC amid the interconnected mode. Perfor-mance is likewise seen in bidirectional force stream condition. In islanded mode, the DG converters just supply the dynamic force. Hence, the DG converters don't should be separated or change their control procedure to keep the μG working in at whatever time with any condition. Islanding identification and consistent reconnection procedure by the UPQCμG−IR and the dynamic change with bidirectional force stream are accepted progressively for a DG coordinated μG System without trading off on force quality.

REFERENCES

[1] S. K. Khadem, M. Basu, and M. F. Conlon, “UPQC for power quality improvement in DG integrated smart grid network—A review,” *Int. J. Emerg. Electr. Power Syst.*, vol. 13, no. 1, p. 3, 2012.

[2] A. Kahrobaeian and Y.-R. Mohamed, “Interactive distributed generation interface for flexible micro-grid operation in smart distribution systems,” *IEEE Trans. Sustainable Energy*, vol. 3, no. 2, pp. 295–305, Apr. 2012.

[3] X. Yu, A. M. Khambadkone, H. Wang, and S. Terence, “Control of parallel-connected power converters for low-voltage microgrid—Part I: A hybrid control architecture,” *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 2962–2970, Dec. 2010.

[4] S. K. Khadem, M. Basu, and M. F. Conlon, “A new placement and integration method of UPQC to improve the power quality in DG network,” in *Proc. 48th UPEC*, vol. 1. Sep. 2013, pp. 1–6.

[5] T. Jimichi, H. Fujita, and H. Akagi, “Design and experimentation of a dynamic voltage restorer capable of significantly reducing an energy-storage element,” *IEEE Trans. Ind. Appl.*, vol. 44, no. 3,pp. 817–825, May/Jun. 2008.

[6] M. Basu, S. P. Das, and G. K. Dubey, “Comparative evaluation of two models of UPQC for suitable interface to enhance power quality,” *Electr. Power Syst. Res.*, vol. 77, no. 7, pp. 821–830, 2007.

[7] J. Nielsen, F. Blaabjerg, and N. Mohan, “Control strategies for dynamic voltage restorer compensating voltage sags with phase jump,” in *Proc. 16th APEC*, vol. 2. 2001, pp. 1267–1273.

[8] D. M. Vilathgamuwa, A. R. Perera, and S. S. Choi, “Voltage sag compensation with energy optimized dynamic voltage restorer,” *IEEE Trans. Power Del.*, vol. 18, no. 3, pp. 928–936, Jul. 2003.

[9] S. S. Choi, J. D. Li, and D. M. Vilathgamuwa, “A generalized voltage compensation strategy for mitigating the impacts of voltage sags/swells,” *IEEE Trans. Power Del.*, vol. 20, no. 3, pp. 2289–2297, Jul. 2005.

[10] M. Banaei, S. H. Hosseini, S. Khanmohamadi, and Gharehpetian “Verification of a new control strategy for dynamic voltage restorer by simulation,” *Simul. Model. Pract. Theory*, vol. 14, no. 2, pp. 112–125, 2006.

[11] M. Moradlou and H. R. Karshenas, “Design strategy for optimum rating selection of interline DVR,” *IEEE Trans. Power Del.*, vol. 26, no. 1, pp. 242–249, Jan. 2011.

[12] S. K. Khadem, M. Basu, and M. F. Conlon, “Harmonic power compensation capacity of shunt active power filter and its relationship with design parameters,” *IET Power Electron.*, vol. no. 2, pp. 418–430, 2013.

[13] J. M. Guerrero, J. C. Vasquez, J. Matas, L. G. de Vicuña, and M. Castilla, “Hierarchical control of droop-controlled AC and DC microgrids—A general approach toward standardization,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 158–172, Jan. 2011.

[14] B. Han, B. Bae, H. Kim, and S. Baek, “Combined operation of unified power-quality conditioner with distributed generation,” *IEEE Trans. Power Del.*, vol. 21, no. 1, pp. 330–338, Jan. 2006.

[15] H. Kim, T. Yu, and S. Choi, “Indirect current control algorithm for utility interactive inverters in distributed generation systems,” *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1342–1347, May 2008.